

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

		- The state of the	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR			
09/542,783	04/04/2000	John Whitman	4294US(98-1208)	6870	
75	90 02/28/2002	•			
Brick G Power			EXAMINER		
Trask Britt & Rossa			KEBEDE, BROOK		
P O Box 2550 Salt Lake City, UT 84102			ART UNIT	PAPER NUMBER	
Built Edito Civy,	•				
			2823		
			DATE MAILED: 02/28/2002	2	

Please find below and/or attached an Office communication concerning this application or proceeding.

					M
		Application No.	App	licant(s)	1
		09/542,783	WHI	TMAN ET AL	
		Examiner	Art	Unit	
•	Office Action Summary		282	3	
	The MAILING DATE of this communication ap	ppears on the cover	sheet with the corres	pondence a	ddress
	The MAILING DATE of this communication ap	pouro		-014	
THE N - Extension after S - If the I - If NO - Failur - Any re earne	PREPLY DRIVED STATUTORY PERIOD FOR REPLY ALLING DATE OF THIS COMMUNICATION IS SIGNED FOR THIS COMMUNICATION IS SIGNED FOR THE PROPERTY OF THE	.136(a). In no event, however, however, however, the statutory mining the statutory mining the statutory mining statutory mining statutory mining statutory in the statutory mining statutory in the statutory mining statutory in the statutory in	mum of thirty (30) days will to the most of the most of the months from the most of the mo	ne considered time ailing date of this	ely. communication.
Status	Responsive to communication(s) filed on 03	<u> 3 December 2001</u> .			
1)⊠	2F/M	Thic action IS NON-II	nal.		
2a)☐ 3)☐	This action is FINAL . Since this application is in condition for allo closed in accordance with the practice under	and for fo	rmal matters prose	cution as to O.G. 213.	the ments is
Disposit	ion of Claims	a ti man			
4)⊠	Claim(s) 1-101 is/are pending in the applica	ATION.	pration		
	4a) Of the above claim(s) <u>18-101</u> is/are with	drawn from conside	eration.		
5) 🗌	Claim(s) is/are allowed.				
	Claim(s) 1-17 is/are rejected.				
7\[Claim(s) is/are objected to.				
810	Claim(s) are subject to restriction an	id/or election requir	ement.		
!	tion Papers				
-,	Telegraphic objected to by the Exam	niner.			
9)_	:-/oro: o\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	accented or b)I I ODIE	cted to by the Exami	ner.	., .
					o(a).
44)	Applicant may not request that any objection [] The proposed drawing correction filed on	is: a)∐ appro	ved b)∐ disapprov	ed by the Exa	aminer.
11)	If approved, corrected drawings are required	in reply to this Office	action.		
40)	The oath or declaration is objected to by th	e Examiner.			
1					
Priority	y under 35 U.S.C. §§ 119 and 120 Acknowledgment is made of a claim for fo	oreign priority under	35 U.S.C. § 119(a)	-(d) or (f).	
13)[Acknowledgment is made of a claim for to				
	a) ☐ All b) ☐ Some * c) ☐ None of: 1. ☐ Certified copies of the priority docu	ments have been re	eceived.		
	- EAL- miority docu	ments have been re	Sceived in Applicanc	on No	_·
	tire describes of the	a priority documents	s have been receive	d in this Nat	ional Stage
	application from the internation	- list of the certified	d copies not receive	d.	
14)[The second and the se	mestic priority unde	30 0.0.0. 8 1100	, (Sional application,
	a) ☐ The translation of the foreign langua Acknowledgment is made of a claim for decomplete.				
I	ment(s)				
1) 🛛	ment(s) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-5 Information Disclosure Statement(s) (PTO-1449) Paper	940)	Interview Summar Notice of Informal Other:	y (PTO-413) Pa Patent Applicat	
3,63	17 Juneal Office	an Astin Rumman			Part of Paper No. 9

U.S. Patent and Trademark Office PTO-326 (Rev. 04-01) Page 2

Application/Control Number: 09/542,783

Art Unit: 2823

DETAILED ACTION

Election/Restrictions

- Applicants' election without traverse of Group I (Claims 1-87) in Paper No. 8 is 1. acknowledged.
- Applicants' election with traverse of Species I (Claims 1-17) in Paper No. 8 is 2. acknowledged. The traversal is on the ground(s) that "each claims 1-59 reads on Species I, which was identified as a "Method for Disposing a Material on Semiconductor Device Structure", and that claim 1 is generic to each of Species I, Species II, Species III, and Species IV." This is not found persuasive because even Claim 1 is generic, it does not mean the restriction is improper. Furthermore, the generic claim recited in the multiple of species, as pointed out by applicants, is required an unduly extensive and burdensome search. The criteria of distinctness and burdensomeness have been met. Accordingly, the restriction requirement in this application is still deemed proper and is therefore made FINAL.
 - Claims 88-101 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as 3. being drawn to a non-elected invention, there being no allowable generic or linking claim. Election was made without traverse in Paper No. 8.
 - Claims 60-87 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as 4. being drawn to a non-elected species, there being no allowable generic or linking claim. Election was made without traverse in Paper No. 8.
 - Claims 18-59 are withdrawn from further consideration pursuant to 37 CFR 1.142(b), as 5. being drawn to a non-elected species, there being no allowable generic or linking claim. Applicant timely traversed the restriction (election) requirement in Paper No. 8.

Art Unit: 2823

Information Disclosure Statement

6. The information disclosure statement filed on February 5, 2001 in Paper No. 2 fails to comply with the provisions of 37 CFR 1.97, 1.98 and MPEP § 609 because the PTO-1449 form missing form the application. It has been placed in the application file, but the information referred to therein has not been considered as to the merits. Applicant is advised that the date of any re-submission of any item of information contained in this information disclosure statement or the submission of any missing element(s) will be the date of submission for purposes of determining compliance with the requirements based on the time of filing the statement, including all certification requirements for statements under 37 CFR 1.97(e). See MPEP § 609 ¶ C(1).

Claim Objections

7. Claims 1-17 are objected to because of the following informalities:

Applicants are used both "the" and "said" throughout the claims in order to establish proper antecedent basis. However, such usage confuses the claim language. Applicants are advised to use either "the" or "said" consistently throughout the claim language. Appropriate correction is required.

Claim Rejections - 35 USC § 102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

Art Unit: 2823

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

9. Claims 1, 2, 8, 9, 11, 16 and 17 are rejected under 35 U.S.C. 102(e) as being anticipated by Kikuchi et al. (US/6,278,153).

Re claim l, Kikuchi et al. disclose a method for disposing a material on a semiconductor device structure comprising: providing a semiconductor device structure (see Fig. 6D) including a surface (23 24 25 26) and at least one recess (23a) formed in the surface; disposing the material (20) on the surface (23 24 25 26) so as to substantially fill at least one recess (23a) and the material (20) covering the surface having a thickness less than a depth of said at least one recess (23a) without subsequently removing the material (20) from over the surface (23 24 25 26) (see Figs. 6A-6D; 10A-10E and 13A-13E;).

Re claim 2, as applied to claim 1 above, Kikuchi et al. disclose all the claimed limitations including disposing the material so as to substantially fill the at least one recess without substantially covering said surface (see Figs. 6A-6D; 10A-10E and 13A-13E;).

Re claim 8, as applied to claim 1 above, Kikuchi et al. disclose all the claimed limitations including upon exposing the material disposed over an entirety of said semiconductor device structure to an etchant, the material covering said surface is substantially removed therefrom, while the material located in said at least one recess substantially fills said at least one recess (see Figs. 6A-6D; 10A-10E and 13A-13E).

Art Unit: 2823

Re claim 9, as applied to claim 1 above, Kikuchi et al. disclose all the claimed limitations including the limitation wherein said providing said semiconductor device structure comprises providing a stacked capacitor structure with said at least one recess comprising at least one container formed in an insulator layer of said stacked capacitor structure, said surface and said at least one container being lined with a conductive material (see Figs. 6A-6D; 10A-10E; 13A-13E)

Re claim 11 as applied to claim 1 above, Kikuchi et al. disclose all the claimed limitations including the limitation wherein said disposing the material comprises disposing a mask material over said semiconductor device structure (see Fig. 6A-6D; 10A-10E; 13A-13E).

Re claims 16 and 17, as applied to claim 1 above, Kikuchi et al. disclose all the claimed limitations including the limitation providing a semiconductor device structure having a surface with at least one dual damascene trench recessed therein and a layer of conductive material, with a non-planar surface disposed in said at least one dual damascene trench add at least partially covering sand surface and disposing a stress buffer over said layer of conductive material, said stress buffer having a substantially planar surface without removing material thereof following said disposing (see Figs. 14A-14D).

Claim Rejections - 35 USC § 103

- 10. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various

Art Unit: 2823

claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

11. Claims 3-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kikuchi et al. (US/6,278,153) in view of Yoshihara (US/6,117,486).

Re claims 3-7, as applied to claim 1 above, Kikuchi et al. disclose all the claimed limitations including the limitation applying the material to the surface of the semiconductor device structure spinning the semiconductor device structure (see Kikuchi et al. Figs. 6A-6D; 10A-10E and 13A-13E). However, Kikuchi et al. do not disclose decreasing a rate of the spinning while permitting the material to at least partially cure and gradually increasing the rate of the spinning.

Yoshihara discloses applying the material to the surface of the semiconductor device structure spinning the semiconductor device structure both decreasing rate of spinning and while allowing the material to cure gradually increasing the rate of spinning; exposing the material to a soft balling temperature; spinning rate of 1000 and 100 rpm (see Figs. 10 and Col. 13, lines 25-44). As Yoshihara discloses the method provided forming of resist film on the semiconductor wafer at predetermined and uniform thickness.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of applicant(s) claimed invention was made to have provided Kikuchi et al. reference with spinning the semiconductor device structure both decreasing rate of spinning and while allowing

Art Unit: 2823

the material to cure gradually increasing the rate of spinning as taught by Yoshihara because the method would have provided to form a resist film on the semiconductor wafer at predetermined and uniform thickness.

12. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kikuchi et al. (US/6,278,153) in view of Lin et al. (US/6,046,083).

Re claim 10, as applied to claim 9 above, Kikuchi et al. disclose all the claimed limitations including forming of stacked capacitor structure having conductive layer. Although it is well-known in the art Kikuchi et al. do not disclose doped HSG.

Lin et al. disclose providing said semiconductor device structure having a stacked capacitor structure with the surface and at least one container being lined, with doped hemispherical grain polysilicon (see Figs. 7 and 8).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of applicant(s) claimed invention was made to have provided Kikuchi et al. reference with doped HSG as taught by Lin et al. because the device performance would have been enhanced (see Lin et al. Col. 1, lines 59-67 through Col. 2, lines 1-14).

13. Claims 12-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kikuchi et al. (US/6,278,153) in view of Park et al. (US/6,326,282).

Re claim 12, as applied to claim 1 above, Kikuchi et al. disclose all the claimed limitations including the limitation except providing a shallow trench isolation structure with at least one recess comprising at least one trench formed in a surface of the shallow trench isolation structure.

Art Unit: 2823

Park et al. disclose forming of a shallow trench isolation structure with at least one recess comprising at least one trench formed in a surface of the shallow trench isolation structure in order to form an isolation region between the device elements (see Figs. 2B-2E).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of applicant(s) claimed invention was made to have provided Kikuchi et al. reference with shallow trench isolation structure as taught by Park et al. because the shallow trench isolation structure would have provided isolation region between device elements in the substrate.

Re claim 13, as applied to claim 12 above, both Kikuchi et al. and Park et al. in combination disclose all the claimed limitations including the limitation wherein said disposing the material comprises disposing a mask material over said shallow trench isolation structure (see Park et al. Figs. 2B-2E).

Re claim 14, as applied to claim 12 above, both Kikuchi et al. and Park et al. in combination disclose all the claimed limitations including the limitation wherein said providing said shallow trench isolation structure comprises providing said shallow trench isolation structure with an insulator layer substantially filling said at least one trench and covering said surface see Park et al. Figs. 2B-2E).

Re claim 15, as applied to claim 14 above, both Kikuchi et al. and Park et al. in combination disclose all the claimed limitations including the limitation wherein said disposing the material comprises disposing a stress buffer over said insulator layer, said stress buffer having a substantially planar surface without removing material thereof following said disposing see Park et al. Figs. 2B-2E).

Art Unit: 2823

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's 14. disclosure Shinohara (US/5,238,878) and Wang et al. (US/5,677,011) also disclose similar inventive subject matter.

Correspondence

Any inquiry concerning this communication or earlier communications from the 15. examiner should be directed to Brook Kebede whose telephone number is (703) 306-4511. The examiner can normally be reached on 8-5 Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (703) 308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Brook Kebede

February 24, 2002

SUPERVIOURY PRIMARY EXAMINER

TECHNOLOGY CENTER 2800